library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;


entity  ENC  is
port (count : in std_logic_vector (47 downto 0);
      out_pattern : out std_logic_vector (7 downto 0)
);
end;